In recent years SIC has metamorphisized from an R&D based materials system to emerge as a key substrate technology for a significant fraction of the world production of green, blue and ultraviolet LEDs. Emerging markets for S i c homoepitaxy include high-power switching devices and microwave devices. Applications for heteroepitaxial GaN-based structures on S i c substrates include laserss and microwave devices. In this paper we review the properties of Sic, assess the current status of substrate and epitaxial growth, and outline our expectations for S i c in the future.
Introduction
Following in the footsteps of Si and GaAs, wide bandgap semiconductors are currently transitioning from research and development into real world applications. The commercialization of Sic that started a decade ago with the release of Sic blue LEDs [l] has accelerated over the past few years. The improvements made in Sic semiconductor device technology for electronic and optoelectronic applications are due in part to the commercial availability of Sic substrates of ever-increasing diameter and quality. Examples of current state-of-the-art devices include: high brightness and ultra-bright blue and green InGaN-based LEDs which take full advantage of the electrical conductivity of the 6H-Sic substrate by employing a conductive AlGaN buffer layer; microwave MESFETs on semi-insulating 4H-Sic substrates with power densities as high as 4.6 W/mm at 3.5 GHz and total CW output power of 100 W at 2.0 GHz from a single chip; 20 kV and 25 A p-i-n diodes fabricated on high quality Sic epitaxial layers; 1 cm2 thyristors conducting 300 A at 5.5 V with 1770 V blocking voltage; and GaN/AlGaN HEMTs fabricated on semi-insulating 4H-Sic substrates exhibiting power densities of 11.4 W/mm at 10 GHz. These exciting device results stem primarily from the exploitation of the unique electrical and thermophysical properties offered by Sic compared to Si and GaAs. Among these are: a large band gap for high temperature operation and radiation resistance, high critical breakdown field for high power output, high saturated electron velocity for high frequency operation, and significantly higher thermal conductivity for thermal management of high power devices.
Sic Bulk Growth
In general semiconductor boules are grown by crystal pulling or seeded solidification from melts consisting of elemental (e.g. Si and Ge) or compound semiconductors (such as 111-Vs and some 11-VIs). Unfortunately, thermodynamic considerations render these approaches impractical at present for the production of industrial quantities of monocrystalline Sic. The Sic phase diagram [2] exhibits a peritectic at 2830°C with a total pressure of -lo5 Pa. Calculations suggest that stoichiometric melting occurs only at pressures exceeding lo5 atm and temperatures > 320OOC [3] . It is possible to create this type of growth conditions; for example those used for growth of small diamond crystals. However, such a process is currently not feasible for commercial production of large diameter semiconductor grade Sic. As the melt growth regime is not available, several alternative approaches have been investigated. The most common approach is Physical Vapor Transport which accounts for >90% of the supply of Sic wafers. Also, of increasing importance is High Temperature Chemical Vapor deposition (CVD) that is able to grow boules with exceptionally low impurity levels. Two further techniques that are in less common usage are the Sublimation Sandwich approach and Liquid Phase Epitaxy.
The Physical Vapor Transport Process
Large diameter Sic crystal growth is based on a modification of the original Sic sublimation method first developed by Lely [4] and extended later as a seeded sublimation technique by Tairov and Tsvetkov [ 5 ] . This latter method, more generically termed PVT, was further refined by Carter [lo], Stein [6] , and Barrett [7] for producing large diameter Sic boules, and various modifications of these techniques are now used at many laboratories worldwide. In general the source material is Sic powder that is heated Jad Fig. 1 . Schematic of a S i c PVT growth crucible, and the mass transfer processes inside the crucible. Jad and .Ides are the adsorption and desorption fluxes. ps and pc are local partial pressures at the source and crystal, respectively [4] .
to a temperature where significant sublimation can occur, Figure 1 . As the region above the powder is kept at a lower temperature, the Sic gas species evolved (Si, Sic2 and Si2C) will transport along the temperature gradient and condense on a seed Sic wafer placed at the cooler end of the crucible.
Although simple in concept the growth of Sic is complicated by the high temperature required (>2O0O0C) for significant sublimation to occur. This in turn limits the number of materials that will remain inert at these temperatures for the growth time required. The majority of groups utilize graphite to create the hot-zone of the furnace, though a limited number use components of Ta and TaC in the crucible. The Sic source is usually sublimed under partial vacuum conditions in the presence of a gas ambient (e. g. Ar, He, N2) which fills the growth chamber. The sublimation rate is to first order a function of the source temperature, the pressure of the ambient gas, and the thermal gradient in the system. Once a crystal has been grown, the crucible is typically dismantled and the crystal removed. It should be noted that one of the characteristics of the Sic boule is that compared to Si and GaAs crystals, for example, its aspect ratio tends to be low. One of the challenges facing the Sic industry is to grow substantially longer crystals. Figure 2 shows a sublimation grown boule produced by Dr. Nishizawa at ASIT in Tskuba, Japan. The boule is single crystal and at 100 mm this is the longest boule length published to date for Sic. 
Sublimation Epitaxy
Sublimation epitaxy involves the use of solid Sic as a source in a closed environment such as a graphite crucible. It is a very similar process to modified Lely boule growth except it typically takes place at lower temperatures (1 800-2200°C), higher growth pressure (up to 1 atm), and with the source material close to or in intimate contact with the wafer. The greatest advantage of sublimation epitaxy over other epitaxial techniques is the capability to grow at very high rates. There is of course an inherent limitation in that boules can not be grown to lengths longer than the seed-source distance, typically about 2 111111. Growth rates of up to 400 p d h r are achievable [8] . As with all viable boule growth techniques the grown material must be of higher quality than the seed. This improvement has been demonstrated for sublimation sandwich growth. A reduction in the dislocation density of sublimation epitaxial material over the density of the starting substrate has been demonstrated under certain conditions [9] . However, in the case of substrates with high micropipe or dislocation densities where domains of misoriented material are in close proximity, or in the case where there is a high degree of atomic plane curvature, this improvement does not occur as readily.
Liquid Phase Epitaxy
Liquid phase epitaxy of Sic has been used for growth of epitaxial layers for devices for many years [66, 10] . A wide range in doping level between 10l6 and lo2' cm-3 (both nand p-type) has been obtained with growth rates as high as 150 pm/hr. Difficulties in switching doping level and conductivity type during LPE have limited its usefulness. More recently, LPE has become of interest because of the ability of these layers to reduce the micropipe density in modified Lely substrates [I I]. Initially, relatively thick layers were utilized with clear benefit in dislocation and micropipe reduction. More recent attempts involve much thinner layers but have still demonstrated improvement in crystalline quality over modified Lely substrate material [12] . The ability for LPE to fill micropipes is related to the fact that LPE is essentially an equilibrium growth technique and that any micropipes that are formed because of high supersaturation will no longer be energetically favorable.
High Temperature Chemical Vapor Deposition
High temperature chemical vapor deposition (HTCVD) has been developed to obtain epitaxial quality material in a bulk growth process [13] . Potential advantages include the ability to directly control Si and C species concentrations, provide continuos source material, and grow with very high purity precursors. The main challenges for this approach are the delivery of the gas species to the hot zone of the reactor and the prevention of Sic deposits in the growth system. Figure 3 shows a schematic of a vertical growth system. Here the gas precursors are delivered at the base of the reactor in a carrier gas flow. Once in the system the gases react to create clusters of Sic in the central region of the hot zone. At the upper end of the reactor these Sic clusters sublime to provide the species needed for growth on the Sic seed crystal. The remaining gas then exits the growth system via holes in the upper region of the crucible. Typical growth temperatures are 1800-2300°C and growth rates can be as high as 1 mm/hr [14] , approaching that achievable by the modified Lely method. Both lightly doped and semiinsulating material [15] can be produced, with background impurity levels in the low I O l 5 cm-3 range [16] . This technique has the possibility of being utilized both for epitaxial layers for high-voltage devices as well as for substrate production. 
Crystal Orientation
The majority of Sic produced today is utilized as a substrate for GaN epitaxy in the manufacture of blue and green LEDs and, as such, on-axis (0001) Si face material is desired. In addition there is also significant work with Sic homoepitaxy for which a slight offcut from the (0001) Si face is optimal. This offcut provides reduced surface terrace lengths, that in turn allow growth without the generation of 3C defects in the epitaxial layer, (typically either a 4' or 8' off cut is used). Typically this offcut is towards the <I 1-20> direction as this shows less roughening during the epitaxial growth [17] . As a consequence of this it is desirable to grow the crystals in a <0001> direction, or at an angle sufficiently close to the final wafer orientation so that the amount of material lost in the slicing operation is not a significant fraction of the boule. There is also considerable interest in the fabrication of Sic devices on (1 1-20) surfaces where the channel mobility for MOSFET devices appears to be enhanced [ 181. Substantial work by Ohtani [19] has shown that growth in the <I 1-20> direction is not only possible but may also be advantageous. In this growth direction there is no tendency for the Sic polytype to switch and the micropipe defect is not observed. There is a tendency for stacking faults to be created in this growth mode, but these can also be minimized through the use of a seed wafer that is orientated approximately 10" towards the <0001> direction from the <11-20> direction.
Crystal Diameter Enlargement
Increasing substrate diameter is crucial for reducing the cost of Sic devices through economies of scale and the use of silicon or GaAs device fabrication equipment. However, growth of crack-free large diameter Sic crystals with high crystalline quality requires increased attention to system design and optimization of the thermal distribution in the growth environment to minimize excessive mechanical and thermoelastic stresses. Fig. 4 shows the progress in the growth of Sic crystals from less than 25 mm in the early 1990s up to current crystals, with diameters of 100 mm. This expansion has proceeded at a rate well in excess of that experienced in the silicon and GaAs industries, largely as a result of the crystal growth experience gained from these foregoing technologies.
Production volumes of 6H and 4H polytypes are now available at diameters up to 75-mm. Early prototype 7 5 mm diameter Sic wafers suffered from excessive low-angle grain boundaries near the wafer periphery. This problem has been circumvented in the intervening years allowing for the first time the extension of the PVT technique to the fabrication of fully single-crystal substrates with diameters up to 100 mm [20] . This represents a major step toward bringing Sic to parity with 111-V compound semiconductors, such as GaAs, in available wafer area for device fabrication. 
Substrate Defects
Defects in nominally <OOO 1> grown Sic include: polytype instabilities, open-core dislocations (called micropipes); low-angle boundaries; and conventional dislocations. Micropipe defects have historically prevented the commercialization of many types of Sic devices, especially high current power devices. However, recent improvements in growth techniques to reduce the micropipe density in substrates and epitaxial methods that cover these micropipes are enabling device production to be initiated. In the following section we will discuss the defects that occur in <0001> oriented growth. 
Polytype stability
In Sic the difference between polytypes is essentially the stacking sequence of the Si-C bi-layers in the <0001> direction. Thus, to maintain a single polytype, the stacking sequence must remain involatile. This is relatively easy to achieve if growth is occurring by the propagation of steps across the Sic growth surface (Figure 6a ). However, in Sic growth there is a tendency for step bunching which in turn leads to the formation of large terraces devoid of step edges. In this case, arriving Si and C atoms may not be able to diffuse to the step edges, and instead they may form new nuclei in the central regions of the terrace (Figure 6b ). These new nuclei may have differing bi-layer stacking sequences from the underlying material and thereby may initiate a change of polytype in the growing crystal.
There are a great many possible stacking sequences however, not all are commonly found. Figure 7 shows five of the more basic stacking sequences for Sic from the wurtzite structure, 2H (this polytype is not generally formed) through 4H, 15R, and 6H which each become less hexagonal in nature to the fully cubic 3C polytype. m i t e structure In the manufacture of substrates it is clearly important to ensure that the entire wafer is of a single desired polytype. Owing to instabilities in growth conditions, spontaneous switching from one polytype to another may occur. In addition to altering the electrical properties of the material, this switching of polytype acts as a nucleation site for micropipes that then thread through the remainder of the boule material. Figure 8 shows a vertical slice of material from a boule where the polytype changes from 6H to 15R and back several times. As a consequence of this, to produce low defect epitaxy it is key to ensure that the crystal polytype is maintained throughout the entirety of the growth process.
Micropipes
Most discussions about micropipe formation mechanisms revolve around Frank's theory [22] which associates the micropipe with a super screw dislocation that possesses a large Burgers vector, several times the unit cell dimension. The high strain energy density along the core of this super screw dislocation causes preferential sublimation during the growth process and consequentially the hollow core nature of the defect. Figure 9a shows a micropipe running vertically up through a slice of a Sic boule. The dark line is in fact a hollow tube in the material. In addition, the inside of the tube is often faceted indicating that growth and sublimation processes occur in the defect during the crystal growth process. The micropipe is in fact a super screw dislocation, and consequentially it acts as an extremely favorable growth site. This leads to the formation of growth spirals (Figure 9b ) on the surface of the growing crystal. These growth spirals dominate growth on the basal facet of Sic boules and a single micropipe can generate a spiral pattern that is more than 1 cm across. The screw dislocation content of micropipes is indicated not only by the existence of growth spirals originating at micropipes, but also by the characteristic stress patterns around micropipes visible in stress birefrigence [23] , and by the results of synchrotron white beam X-ray topography (SWBXT) studies [24, 25] . Relationship between Burgers vectors measured using SWBXT, and hollow-core diameters measured using SEM [26] .
Results from X-ray topography, Fig. 10 , show a relationship between the magnitude of this Burgers dislocation and the diameter of the associated hollow core. Note, in 6H-Sic material, the critical Burgers vector magnitude above which micropipes tend to be generated is 3x the unit cell length [26] . Several mechanisms, or combinations of mechanisms, related to or specifically causing micropipes in Sic have been identified (Table I) . In all these cases, one must consider the seed surface quality, the growth process stability and cleanliness, as well as the specific parameters controlling nucleation density and growth rate. The characterization of micropipes can be achieved through a number of methods, but the most commonly utilized is to etch the Sic wafers in a bath of molten KOH at a temperature of 500°C. On the Si face (which has a relatively slow etch rate) the molten KOH can penetrate the hollow core of the micropipe, and then etch the available a-axis face. The result of this preferential etching is shown in Figure 11 where on the Si face a large (100 micron diameter) pit has been etched out. If we consider the C face, this micropipe pit is much smaller in diameter and actually approximates to the true size of the micropipe. Typically the entire wafer can be characterized through examination of the Si face and etch maps such as Figures 12 and 14 provided. Despite the different fundamental and technological reasons for micropipe formation, there has been a steady decrease in the micropipe density over the past several years. The analysis of defect-etched 4H-SiC wafers from low micropipe density boules has revealed areas up to 50 mm in diameter that are entirely free of micropipes. Fig. 12 corresponds to a digitized image of a 3-inch diameter 4H-SiC defect-etched wafer with a total of 10 micropipes corresponding to an overall density of 0.22 pipes/cm2. As the boule diameter is increased, it becomes more challenging to control all of the growth parameters in the system to the desired accuracy. As a consequence of this we transition from one diameter up to another we initially have an increased density of micropipe defects. This is shown in Figure 13 where the median micropipe density in production boules grown at Cree is shown. In addition this figure shows the present wafer quality level for 100 mm diameter wafers. Of course the most pertinent measure of micropipe density is its effect on the yield of device structures. If we assume that a micropipe will cause a failure in a device grown over this defect [27] , then we are able to create predictive yield maps for device structures grown on Sic wafers. Figure 14 shows such a map for 10 A Schottky diode structures grown on one of our best 100 mm 4H SIC wafers. One should note that this assumes no failures due to epitaxial defects or device processing errors.
C-face
With the micropipe densities shown above, and additional work by Toyota Research Labs that has recently demonstrated 2-inch wafers free of micropipes [28] , we do not believe that micropipe defects will be the limiting defects in the future for Sic devices.
Low Angle Grain Boundaries
Low-angle boundaries (LAGBs) near the crystal periphery tend to form with the growth of large diameter crystals grown under non-optimized process conditions. In Sic substrates, low angle boundaries are visible when the wafer is viewed through crossed polarizers (Figure 16a ). These LAGBs represent the boundaries between regions of the Sic material that are slightly misaligned with respect to each other. This may be either a relative tilt of the (0001) planes or a rotation of the planes with respect to each other. Figure 15 illustrates three types of domain structure that can exist within any crystalline semiconductor wafer.
Tilt

Low angle grain boundary
Rotation 0 <0001> Fig. 15 . Three types of mosaic structure that can be present in a semiconductor crystal. The Tilt and Twist types will be highlighted in a symmetric x-ray rocking curve, whereas an asymmetric x-ray rocking curve is required to show features due to rotation of the mosaic regions.
In addition to crossed polarizer images, double crystal X-ray diffraction can also be used to measure the LAGBs present in a wafer. If the more standard symmetrical reflection is used, then lattice tilts and twists will be observed. However, lattice plane rotations will not be observed. To see lattice plane rotations an asymmetrical reflection must be used that will reflect off a set of lattice planes that are not parallel with the wafer surface. In Figure 16c we show the asymmetric <2 -1 -1 9> X-ray rocking curve map (Tilt = 34 degrees). If one considers all three images, it can be seen that the contrast observable in the upper right section of the crossed polarizer image corresponds to a distortion in the asymmetric rocking curve map. This indicates that this feature is due to a rotated domain structure rather than a tilt or twist grain boundary. Grain boundaries generally consist of threading edge and screw dislocations, which will propagate throughout the entire boule and can be harmful to device structures. In addition, low angle grain boundaries can act as stress concentrators and increase the probability of wafer cracking at defect locations during the epitaxial growth process. For both these reasons it is desirable to reduce the density of low angle grain boundaries in the crystals. In Figs 17 and 18 we compare cross polarizer images of 75 and 100 mm wafers at early and later stages of development. In current commercial material the low a) b) angle grain boundaries around the periphery of the wafer have been predominantly removed.
Dislocations
The primary dislocations in commercial Sic substrates include micropipes (previously discussed), threading screw dislocations (TSDs), threading edge dislocations (TEDs) and basal plane dislocations (BPDs). Dislocations are considered to be problematic if they both propagate from the substrate into the epitaxial layer and then cause some measurable device degradation. Dislocations originating in the substrate can change in character as they propagate into the epitaxial layer. Fig 19 shows the possibilities observed for differing dislocation types.
Step flow direction in epitaxy b
Step flow direction in epitaxy As shown in Figure 19 , micropipes can propagate directly into the epitaxial layer (a), or can dissociate at the substrate / epi interface into multiple closed core TSDs (b) [29] .
Closed core TSDs, also depicted by c in Fig 19, are a concern for a number of device structures since they may contribute to premature breakdown [30] . Commercially available 3-inch Sic material typically has a TSD density of lo3 to lo4 cm-2. In addition to simply propagating into an epilayer, TSDs may also spawn other epitaxial defects such as the carrot defect [31] shown as d in Fig. 19 .
Threading edge dislocations (TEDs) are another class of defect in Sic substrates that may propagate into epilayers, in a manner similar to c in Fig. 19 . TEDs are generally dispersed in Sic substrates at a density of about lo4 cm-2. In addition, TEDs also define low angle grain boundaries. Though clearly not desirable, these defects are considered to be less harmful to Sic devices than TSD and BPDs.
The last remaining class of defects that can propagate from substrates to epilayers are basal plane dislocations (BPDs). Typically the density of BPDs in commercial substrates ranges from lo3 to lo4 ern-'. To take advantage of step-flow growth, Sic epilayers are usually grown on substrates cut off-axis by 4-8" so the basal plane of the crystal is tilted in respect to the wafer surface. Consequently, BPDs can propagate directly into the epitaxial layer from the substrate as shown by e in Fig 19. Most BPDs convert into the more benign TEDs during epilayer growth [32] (Figure 19f ). However, any BPDs that do propagate into the epitaxy comprising the active area of the device can cause Vf drift in bipolar devices [33] .
Characterization of these defects is again typically achieved through the use of a defect revealing molten KOH etch. These results can also be correlated with X-ray topography [34, 35] to confirm the type of dislocation present. Figure 20 shows the type of pit observed for a l c screw dislocation observed on the C face of a Sic wafer. Typically this is the only defect type that creates a significant pit on the C face. Characterization of threading edge and basal plane dislocations is done on the Si face of the wafer. In Figure 21 , a wafer with a 4-degree offcut is used so that the basal plane dislocations do intersect the surface. In this figure they produce elongated pits that run towards the top right of the image. l c screw dislocations create a more circular and deeper pit that can be recognized by defect counting software. 
Doping in SIC
The main n-and p-type dopants in Sic are N and A1 respectively. These are preferred because they create relatively shallow donor and acceptor levels in the Sic bandgap. Nitrogen incorporation is a function of the N2 partial pressure in the growth environment. For Al, the dependence is also roughly linear with Al concentration up to the 10' ' ~r n -~ range. Nitrogen incorporation decreases with increasing growth temperature, [36] while Al incorporation increases. Further information may be found in a recent review by Rost
P71.
The maximum attainable resistivity in undoped Sic crystals is limited principally by residual nitrogen and boron in the growth environment. Reduction of boron content in Sic is particularly difficult since it exhibits a transfer coefficient of near unity [38] . The extent to which these impurities dominate the electrical behavior of the undoped Sic crystals grown by PVT is largely a function of the purity of the source materials and the cleanliness of the growth system. Concentrations of nitrogen and boron in bulk crystals can be reduced to mid 1015 cm-3 level. In material of the highest purity, elemental metallic impurities typically exhibit concentrations 5 0.01 ppmwt and transfer coefficients less than unity. For heat dissipation in high power density device structures, the thermal conductivity of the substrate is critical. Our data (Table 11) indicates that at sufficiently low overall impurity content where isotope scattering can be neglected, the thermal conductivity in bulk Sic shows a significant dependence on the free carrier concentration (electronphonon scattering [39] ). Thus, in bulk crystals exhibiting low impurity content, e.g. showing semi-insulating (> 1 O7 Q-cm) behavior, the thermal conductivity approaches 5 W/cmK for heat flow directions perpendicular to the c-axis. This value is close to that determined by Slack for Lely-grown samples [40] . However, an appreciable reduction in heat conduction parallel to the c-direction is also observed, consistent with previous results [41] . For n-type doped material at the 2~1 0 '~ cm-3 (typical for power device structures) it can bee seen that the thermal conductivity in the c direction has decreased slightly (by 20%) from the high purity case, but is still significantly higher than that for Si( 1.3 W/cmK) or GaAs (0.5 W/cmK) at similar doping densities.
S i c Substrates for Microwave Devices
One of the challenges for microwave devices is the loss of signal due to capacitive interactions with the substrate material. An effective way to remove this loss is to use an insulating or semi-insulating substrate. Additionally, microwave devices, such as homoepitaxially grown Sic MESFETs, require a semi-insulating 4H-Sic substrate owing to the high carrier mobility of the 4H polytype. The creation of this semi-insulating 4H-Sic substrate requires two key components. First, a deep electronic level is necessary to trap either electrons or holes and to supply a large activation barrier to their subsequent release. Second, control of shallow level impurities is required to supply proper compensation to the intended deep electronic level to optimize the Fermi-level can be pinned to the deep electronic level. In practice residual dopant levels provide sufficient shallow levels to supply this compensation, and the challenge is to ensure that the net concentration of carriers from the shallow levels is lower than the available density of states from the mid bandgap states. Thus, to achieve semi-insulating 4H-Sic one must reduce the density of shallow levels, and simultaneously provide a density of deep levels in the bandgap, at a concentration greater than the net density of shallow levels.
Shallow Electronic Levels
Typically in semiconductor systems, the term shallow electronic level implies a level residing quite close to either the valence or conduction band edges (usually within 100 meV). As silicon carbide is a wide bandgap material, this definition is expanded to include not only nitrogen (Ec -40 meV) but also boron, even though, in the 4H polytype, boron resides -350 meV above the valence band edge. Table 111 is a listing of impurities in typical high purity wafers that have been analyzed using a calibrated SIMS technique.
Of the principal shallow level impurities, only boron and nitrogen are present in appreciable quantities, typically 5el5 cm-3 and 3el5 ~m -~, respectively. These concentrations have been reduced by almost two orders of magnitude during the past three years, as the process has been refined. This reduction has significantly expanded our ability to successfully grow semi-insulating material.
A? Table 111 . SIMS analysis of high purity semi-insulating (HPSI) 4H-Sic material.
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The detection limit for nitrogen in S i c in a SIMS chamber well conditioned for this specific purpose has typically been 2e15 ~m -~. As the typical nitrogen concentration has been reduced in Sic crystals, the nitrogen in our R&D best wafers has fallen below this SIMS detection limit, and a new method of nitrogen quantification was required. To solve this problem a technique borrowed from S i c epitaxy, low temperature photoluminescence (LTPL), has been employed. In LTPL, the ratio of the Qo and the 175 intensities have been shown to be proportional to the nitrogen concentration [42] . Using LTPL, we have demonstrated a nitrogen concentration of 3E14 cm-3 [43] . This value is the lowest ever reported for nitrogen in bulk-grown Sic.
Deep electronic levels
Early work on producing semi-insulating Sic [44] concentrated on adding a deep level in the bandgap associated with a metallic impurity (Vanadium). Other metallic impurities were tried, but none provided acceptable mid-bandgap levels. More recent work [45] demonstrated that the vanadium related defect has a large capture cross-section. Thus vanadium is unsuitable as a provider of the deep level in semi-insulating S i c owing to deleterious trapping of charge in Sic MESFET devices. The solution to this dilemma has been to simultaneously reduce the net carrier concentration due to shallow levels and adjust growth conditions to enhance the creation of defects that produce deep levels in the 4H-SIC bandgap. This material is termed High Purity Semi Insulating (HPSI) Sic. One of the major challenges in this field has been to identify specific defects responsible for the electronic nature of HPSI Sic. We have utilized a number of techniques including temperature dependent resistivity (TDR) [46] , optical admittance spectroscopy (OAS) [47] , deep level transient spectroscopy (DLTS) [48] , and electron paramagnetic resonance (EPR) [49] to help this characterization.
We have employed TDR in conjunction with OAS to identify the electronic levels present in HPSI material. Temperature dependent resistivity measurements of representative HPSI samples have shown activation energies of 0.9, 1.1, 1.2, 1.35, 1.5 and 1.6 eV. In addition, analysis of OAS data ( Figure 22 ) reveals five separate activation energies in a single sample with significant similarity between the TDR data and the OAS spectrum. With the discovery of multiple activation energies in a large number of HPSI Sic samples, it is possible that multiple point defects are responsible for the semi-insulating character of the wafers. The types of point defects may not be as numerous as that of the electronic levels because deep levels may introduce multiple energy levels, as is the case of vanadium in Sic [51, 52] . To resolve the specific trapping mechanism, the structure of the various defects responsible for the electronic levels must be determined. Magnetic resonance techniques were used on irradiated material and have identified several intrinsic point defects in Sic, including the carbon vacancy, the silicon antisite, and the carbon vacancy-carbon antisite pair [53, 541. Subsequent analysis has shown that each of these defects is present in as-grown Sic [55] , and point to the carbon vacancy as one of the principal deep level defects in HPSI.
In addition to the carbon vacancy, several other intrinsic point defects have been identified in as-grown HPSI material, including the carbon vacancy-carbon antisite pair, the silicon vacancy, and the silicon antisite. Other defects may be present, including ones that may be diamagnetic, and therefore not observable by EPR. After identifying several point defects, the next step in gaining improved control over the HPSI growth process is to identify the principal point defect or defects responsible for the deep electronic levels in HPSI material. This step involves the quantification of respective deep level concentrations, identification of capture cross-sections, and determination of the defect's electronic structure, each of which is underway.
Current status of HPSI material
Although challenging, the production of HPSI 4H-Sic substrates has been achieved, with 75-mm wafers being commercially available [56] and 100-mm HPSI wafers in development. Figure 23 is a high-resolution resistivity map of a typical 100-mm diameter HPSI wafer with a resistivity > 2E11 Qcm. These very high resistivity levels can be achieved due to the breadth of the 4H-Sic bandgap.
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Wafering and Polish
The fabrication of Sic boules into wafers is challenging due to the hardness (only diamond, boron nitride and boron carbide have higher Mho values) and chemical stability of Sic (few effective etches are known for Sic, the most commonly utilized is molten KOH salt at 450°C). Typical processing steps are boule slicing, rough polish, and final chemical mechanical polish (CMP).
Boule Slicing
There are a multiplicity of options for slicing Sic boules into wafers, here we will discuss three approaches, inner diameter (ID) blade saws, fixed abrasive wire saws and slurry based wire saws. ID slicing has been available for many years and provides a reliable method of producing Sic wafer blanks. The cutting surface is on the inner surface of a thin annular blade. This blade is rotated at speeds up to 1500 rpm [57], the boule is positioned within the center region of the blade and slowly moved towards the circumference of the saw blade. This process enables only one wafer to be sliced at a time, however the system is typically automated thereby allowing entire boules to be sliced.
Over the past fifteen years the use of wire saws has become more popular. For wire saws, the abrasive can either be directly attached to the wire, or contained in a cutting slurry that coats the wire. For the former of these cases the diamond particles are bonded to the wire and this wire is drawn across the crystal allowing the diamond particles to cut at the exposed surface. Typically wires for this operation are 1 km or longer and this wire is drawn across the crystal many times in order to slice a wafer off the end of the boule. This type of fixed abrasive saw can be manufactured in both a single wire mode and a multiple wire modes [58] . Note that in the multiple wire modes only one wire is used, but it is wrapped around a set of spindles multiple times so that the entire boule can be sliced in one cutting operation. In a "multi wire saw" the wire is fed into one end of the mesh and collected on a spool after it has run through the entire mesh.
In the slurry saw case, a plain wire is used and this wire is again drawn over the crystal in order to slice [59] . In this case the cutting medium (either diamond or boron nitride particles in a slurry) is generally sprayed onto the wire immediately before it passes across the crystal. Typically these saws are configured in the "multi wire mode and the wires used on this type of saw are many kilometers long. The main advantage provided by the wire saw approach compared to the traditional ID saw is the low kerf loss achievable. This in turn allows a greater number of wafers to be sliced from each boule.
Polish
Following the slicing step, the wafers are polished using diamond slurries. As is typical for polishing operations the initial step utilizes larger diamond particle sizes. The degree of surface roughness and sub-surface damage present on the wafer is generally proportional to the size of the polishing particles used. Consequentially this dictates that polishing will progress through a series of steps each using a progressively smaller diamond grit size. This mechanical polishing will inevitably leave a thin layer of damaged material at the surface. The result of this damaged layer can be seen in Figure  25 where the homoepitaxial Sic film grown over a poorly polished wafer shows new defects originating from the substrate/film interface.
One method to remove this residual sub-surface damage is to remove the damaged layer with a reactive ion etch. However, although this provides a surface with minimized sub-surface damage, the surface roughness (RJ is in the 0.5 nm range [60] . In the last few years a CMP processes for Sic have been developed [61, 62] that show a significant reduction in sub-surface damage levels. The current generation of CMP processes remove material at very slow rates and consequently are generally utilized as a final step after initial polishing with diamond slurries. However, these CMP processes are capable of providing smooth damage free surfaces. This is shown in Figure 26 a) where an AFM image of a CMP surface is shown to be atomically flat. In Figure 26 b) an optical image of a CMP surface after a KOH defect etch is also shown. Here the only observable features are pits caused by dislocations in the substrate material. For comparison, the insert shows the surface of a defect etched wafer that did not receive the CMP polish. This CMP surface now provides an ideal surface for homoepitaxial Sic growth. 
Growth direction
Growth Seed
Substrate Cost
Historically one of the barriers to the development of SIC as a semiconductor has been the high cost of the substrates. Figure 27 shows that in 2001 n-type material sold for $100 cm-*. However, over the last 5 years the price has reduced by 6x to a current (Jan 2005) level of $17 cm-' for volume purchases. Both yield improvements and the increasing diameter of the Sic wafers have driven this price reduction. Although the substrate cost currently represents a relatively small fraction of the total device cost, it remains critical to further reduce the substrate price. To achieve this, the yield of the crystal growth process must be improved, along with cost reductions in the production line. Yield improvements will be driven by developments such as: increasing boule lengths; minimizing defective wafers, and minimizing losses in wafering and polish.
. 
Conclusions
In recent years the quality and price of 3-inch 4H-Sic substrates and epitaxy have progressed to the point where power devices are a viable commercial product, the first of these being 600 V Schottky diodes, introduced in 200 1. For these devices the key driver is now cost. Thus, reducing the cost of low micropipe 3-inch substrates and progressing to 100-mm wafer and epitaxial capability are critical milestones for the industry. For the development of high power PiN diodes and other bipolar devices the outlook is very promising. Recent work by J. Sumakaris [63] has demonstrated that Sic epitaxy can be grown on SIC substrates with an extremely low density of basal plane dislocations, thereby avoiding the Vf drift problems previously observed in operating PIN diodes [64] . Consequentially, we currently see no further technical roadblocks in the development of a commercial bipolar product. Sic microwave devices are also currently available on HPSI 4H-Sic substrates. In addition to the progress observed for Sic epitaxial devices, GaN-based epitaxial structures such as LEDs are produced on S i c substrates. The size, quality, and cost of Sic wafers is now supporting a healthy and growing Sic industry.
